Datasheet4U Logo Datasheet4U.com

TC59LM905AMB - Network FCRAM

Datasheet Summary

Description

Network FCRAMTM is Double Data Rate Fast Cycle Random Access Memory.

TC59LM913/05AMB is Network FCRAMTM containing 536,870,912 memory cells.

TC59LM913AMB is organized as 8,388,608-words × 4 banks × 16 bits, TC59LM905AMB is organized as 16,777,216-words × 4 banks × 8 bits.

📥 Download Datasheet

Datasheet preview – TC59LM905AMB

Datasheet Details

Part number TC59LM905AMB
Manufacturer Toshiba Semiconductor
File Size 661.44 KB
Description Network FCRAM
Datasheet download datasheet TC59LM905AMB Datasheet
Additional preview pages of the TC59LM905AMB datasheet.

📁 Similar Datasheet

  • TC59 - Low Dropout / Negative Output Voltage Regulator Designed Specifically (Microchip Technology)
  • TC593002 - Low Dropout / Negative Output Voltage Regulator (Microchip Technology)
  • TC595002 - Low Dropout / Negative Output Voltage Regulator (Microchip Technology)
  • TC59S1608FT-12 - CMOS 16M-bit Synchronous DRAM (ETC)
  • TC59SM704AFT - (TC59SM704 - TC59SM716) SDRAM (Toshiba)
  • TC59SM704AFTL - (TC59SM704 - TC59SM716) SDRAM (Toshiba)
  • TC59SM704FT - (TC59SM704FT - TC59SM716FT) SDRAM (Toshiba)
  • TC59SM704FTL - (TC59SM704FT - TC59SM716FT) SDRAM (Toshiba)
  • TC59SM708AFT - (TC59SM704 - TC59SM716) SDRAM (Toshiba)
  • TC59SM708AFTL - (TC59SM704 - TC59SM716) SDRAM (Toshiba)
Other Datasheets by Toshiba Semiconductor

Full PDF Text Transcription

Click to expand full text
( DataSheet : www.DataSheet4U.com ) TC59LM913/05AMB-50,-55,-60 TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TM 8,388,608-WORDS × 4 BANKS × 16-BITS Network FCRAM TM 16,777,216-WORDS × 4 BANKS × 8-BITS Network FCRAM DESCRIPTION Network FCRAMTM is Double Data Rate Fast Cycle Random Access Memory. TC59LM913/05AMB is Network FCRAMTM containing 536,870,912 memory cells. TC59LM913AMB is organized as 8,388,608-words × 4 banks × 16 bits, TC59LM905AMB is organized as 16,777,216-words × 4 banks × 8 bits. TC59LM913/05AMB feature a fully synchronous operation referenced to clock edge whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.
Published: |